APPENDIX

```
2
          /* There are 8 FETs in the model and I want to array to index from 1 to 8 */
     3
          #define NUM_CKLATCH_FETS 7
     4
          #define NUM_PASSCKT_FETS 7
     5
          #define ALL_SPICE_FET_PARAMETERS \
          fprintf(MYDECK," (m1 w m1_l m2_w m2_l m3_w m3_l m4_w m4_l m5_w m5_l m6_w m6_l)\n");
     6
     7
          void declare vth ckt(MYDECK, lmodel)
     8
          FILE* MYDECK;
     9
          int lmodel[NUM_CKLATCH_FETS];
    10
    11
            fprintf(MYDECK,".subckt vth ckt 100 %%\"GND\"");
    12
            ALL SPICE FET PARAMETERS;
            fprintf(MYDECK,"M1 3 3 0 0 N%s L=m1_l*1e-6 W=m1_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n", lmodel[1]?
    13
    14
          "L": "");
    15
            fprintf(MYDECK,"M2 3 3 100 0 P%s L=m2_l*1e-6 W=m2_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n", lmodel[2]
    16
          ? "L" : "");
    17
            fprintf(MYDECK,".ends vth_ckt\n");
    18
    19
          #define NOPASSFET_R 1.0e-3
    20
          void declare passfet_ckt(MYDECK, ckt_name, ppass_fets, npass_fets)
    21
          FILE* MYDECK; char* ckt name; elem pr npass fets[NUM_PASSCKT_FETS],
    22
          ppass fets[NUM PASSCKT_FETS];
    23
          {
    24
           int i, left, right, left portnum, levels = 0;
    25
           /* determine the number of passfet levels. */
for (i = 1; i < NUM\_PASSCKT\_FETS; i++) \ \{ \ if ((npass\_fets[i] != NULL) \ \| \ (ppass\_fets[i] != NULL)) \ levels++; \ \}
    26
ĮŢį.
    27
           if (levels == 0) left_portnum = 3;
11
    28
           else left portnum = levels + 2;
29
            fprintf(MYDECK,".subckt %s 100 2 %d %%\"GND\" \n", ckt_name, left_portnum);
I
    30
            if (levels == 0)
    31
===
          /* No pass fets, so use a tiny Resistor. */
IJ
    32
              fprintf(MYDECK,"R5 3 2 %.2e\n", NOPASSFET_R);
    33
34
             for (i = 1; i < NUM\_PASSCKT\_FETS; i++) {
    35
          left = i + 2; right = i + 1;
    36
             if (npass fets[i])
           fprintf(MYDECK,"M%d %d 100 %d 0 N%s L=%.2f*1e-6 W=%.2f*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
    37
    38
            2*i -1, left, right, npass_fets[i]->len > CheckLatchLongNLength_ReqERC? "L": "",
    39
            npass fets[i]->len, npass fets[i]->wid);
    40
              if (ppass fets[i])
           fprintf(MYDECK,"M%d %d 0 %d 0 P%s L=%.2f*1e-6 W=%.2f*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
    41
    42
            2*i, left, right, ppass fets[i]->len > CheckLatchLongPLength_ReqERC? "L": "",
    43
            ppass_fets[i]->len, ppass_fets[i]->wid);
    44
             }
    45
            fprintf(MYDECK,".ends %s\n", ckt name);
    46
    47
          void declare set0 ckt(MYDECK, Imodel)
    48
          FILE* MYDECK ; int lmodel[NUM_CKLATCH_FETS] ;
    49
    50
             fprintf(MYDECK,".subckt set0 ckt 100 %%\"GND\"");
    51
             ALL SPICE FET PARAMETERS
             fprintf(MYDECK,"M1 4 3 0 0 N%s L=m1_1*1e-6 W=m1_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
    52
    53
             Imodel[1]? "L": "");
             fprintf(MYDECK,"M2 4 3 100 0 P%s L=m2_1*1e-6 W=m2_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
    54
    55
            lmodel[2]?"L":"");
             fprintf(MYDECK,"M4 3 0 100 0 P%s L=m4_1*1e-6 W=m4_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
    56
    57
             Imodel[4] ? "L" : "");
```

11

```
fprintf(MYDECK,"X0 100 2 3 %%\"GND\" pulldown_passfet_ckt \n");
          fprintf(MYDECK,"M5 2 100 0 0 N%s L=m5_l*1e-6 W=m5_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
    2
    3
          lmodel[5]? "L": "");
    4
           fprintf(MYDECK,".ends set0_ckt\n");
    5
6
        void declare set1_ckt(MYDECK, lmodel)
        FILE* MYDECK ; int lmodel[NUM_CKLATCH_FETS] ;
    7
    8
           fprintf(MYDECK,".subckt set1_ckt 100 %%\"GND\"");
    9
           ALL SPICE_FET_PARAMETERS
   10
           fprintf(MYDECK,"M1 4 3 0 0 N%s L=m1_l*1e-6 W=m1_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
   11
   12
           lmodel[1] ? "L" : "");
           13
   14
           lmodel[2] ? "L" : "");
           fprintf(MYDECK,"M3 3 100 0 0 N%s L=m3_l*1e-6 W=m3_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
   15
   16
           lmodel[3] ? "L" : "");
           fprintf(MYDECK,"X0 100 2 3 %%\"GND\" pullup_passfet_ckt \n");
   17
           fprintf(MYDECK,"M6 2 0 100 0 P%s L=m6_l*1e-6 W=m6_w*1e-6 AD=1.5 AS=1.5 PD=1.5 PS=1.5\n",
   18
   19
           lmodel[6] ? "L" : "");
           fprintf(MYDECK,".ends set1_ckt\n");
   20
   21
:0
         void add_vth_ckt_to_deck(MYDECK, m_w, m_l)
   22
         FILE *MYDECK; double m_w[NUM_CKLATCH_FETS]; double m_l[NUM_CKLATCH_FETS];
I
   23
1
   24
Į,
           fprintf(MYDECK,"X0 100 %%\"GND\" vth_ckt (");
   25
           fprintf(MYDECK,"%.2f %.2f ",m_w[1], m_l[1]);
   26
إإ
           fprintf(MYDECK,"%.2f %.2f ",m_w[2], m_l[2]);
   27
I
           fprintf(MYDECK,"%.2f %.2f ",m_w[3], m_l[3]);
   28
           fprintf(MYDECK,"%.2f %.2f ",m_w[4], m_l[4]);
    29
H
30
           fprintf(MYDECK, "%.2f %.2f ", m_w[5], m_l[5]);
           fprintf(MYDECK,"%.2f %.2f ",m_w[6], m_l[6]);
I
   31
   32
m3):
           fprintf(MYDECK,")\n");
   33
IJŢ.
         void add set0_ckt_to_deck(MYDECK, m_w, m_l)
    34
         FILE *MYDECK; double m_w[NUM_CKLATCH_FETS]; double m_l[NUM_CKLATCH_FETS];
    35
    36
            fprintf(MYDECK,"X1 100 %%\"GND\" set0_ckt (");
    37
           fprintf(MYDECK, "%.2f %.2f ", m_w[1], m_l[1]);
    38
            fprintf(MYDECK,"%.2f %.2f ",m_w[2], m_l[2]);
    39
            fprintf(MYDECK,"%.2f %.2f ",m_w[3], m_l[3]);
    40
            fprintf(MYDECK,"%.2f %.2f ",m_w[4], m_l[4]);
    41
            forintf(MYDECK, "%.2f %.2f ", m_w[5], m_l[5]);
    42
    43
            fprintf(MYDECK, "%.2f %.2f ", m_w[6], m_l[6]);
    44
            fprintf(MYDECK,")\n");
    45
          void add set1_ckt_to_deck(MYDECK, m_w, m_l)
    46
          FILE *MYDECK; double m_w[NUM_CKLATCH_FETS]; double m_l[NUM_CKLATCH_FETS];
    47
    48
            fprintf(MYDECK,"X2 100 %%\"GND\" set1_ckt (");
    49
            fprintf(MYDECK,"%.2f %.2f ",m_w[1], m_l[1]);
    50
            fprintf(MYDECK,"%.2f %.2f ",m_w[2], m_l[2]);
    51
            fprintf(MYDECK,"%.2f %.2f ",m_w[3], m_l[3]);
    52
            fprintf(MYDECK,"%.2f %.2f ",m_w[4], m_l[4]);
    53
            fprintf(MYDECK,"%.2f %.2f ",m_w[5], m_l[5]);
    54
            fprintf(MYDECK,"%.2f %.2f ",m_w[6], m_l[6]);
    55
     56
            fprintf(MYDECK,")\n");
     57
          /* Return TRUE if this latch has tristate feedback. */
     58
```

```
int latch has tristate feedback(node) node_pr node;
     2
     3
           node pr output, inv_output, tsinv_node;
     4
           elem prelem;
           if (!NIsLatch(node)) return FALSE;
     6
           tsinv node = NTriStateInvOf(node);
      7
           for gate elems(elem, node) {
            output = get output(elem);
     9
            if (!output) continue;
            inv output = NStatInvOf(output);
    10
            if (NSame(inv_output, node) && NSame(output, tsinv_node)) { return TRUE; }
    11
    12
           } end gate elems
    13
           return FALSE;
    14
          /* Given a latch node return the tristate feedback node. */
    15
          node pr get tristate_feedback(node)
    16
    17
          node_pr node;
    18
           {
    19
           elem_pr elem;
    20
            node pr output, inv output, tsinv_node;
            if (!NIsLatch(node)) return NULL;
    21
    22
            tsinv node = NTriStateInvOf(node);
    23
            for gate elems(elem, node) {
    24
             output = get output(elem);
    25
             if (!output) continue;
    26
             inv output = NStatInvOf(output);
             if (NSame(inv_output, node) && NSame(output, tsinv_node)) { return output; }
إيرا
    27
I
    28
            } end_gate_elems
    29
            return NULL;
    30
          /* Find the FET widths and lengths for this node. Return a non zero if there is a problem running. */
T
    31
           #define ABSENT_FEEDBACK_FET_L_MULT 20.0
===
    32
I
    33
           int find checklatch latchfets(node, m_w, m_l)
     34
           node pr node; double *m_w, *m_l;
     35
     36
            elem_pr elem, nelem;
            node_pr output, inv_output, inv_node, tsinv_node, gate, inv_gate, ngate, inv_ngate, ts_feedback, other_side;
     37
            int has_tsfeedback, has_single_feedback, has_inv_feedback;
     38
     39
            inv node = NStatInvOf(node);
     40
            tsinv node = NTriStateInvOf(node);
            has tsfeedback = latch_has_tristate_feedback(node);
     41
            has_single_feedback = (!inv_node && !tsinv_node) ? TRUE : FALSE ;
     42
            has inv feedback = (!has_tsfeedback && !has_single_feedback) ? TRUE : FALSE ;
     43
     44
            /* Find the forward inverter FETs. */
     45
            if (has single feedback) {
     46
             for gate_elems(elem, node) {
     47
               output = get_output(elem);
     48
              if (!output) continue;
     49
               inv output = NStatInvOf(output);
     50
               if (NSame(inv_output, node)) {
                if (ETypeIsP(elem)) \{ m_w[2] = elem->wid; m_l[2] = elem->len; \}
     51
                if (ETypeIsN(elem)) { m_w[1] = elem->wid ; m_l[1] = elem->len ; }
     52
     53
     54
             } end_gate_elems
     55
            if (has_inv_feedback || has_tsfeedback) {
     56
     57
              for gate elems(elem, node) {
     58
               output = get output(elem);
```

```
if (!output) continue;
     2
              inv output = NStatInvOf(output);
     3
              if ((NSame(inv_output, node) && NSame(output, inv_node)) ||
                (NSame(inv_output, node) && NSame(output, tsinv_node))) {
               if (ETypeIsP(elem)) { m_w[2] = elem->wid ; m_l[2] = elem->len ; }
               if (ETypeIsN(elem)) { m_w[1] = elem->wid ; m_l[1] = elem->len ; }
     6
     7
     8
            } end_gate_elems
     9
    10
           if (m_w[1] == 0 \parallel m_w[2] == 0) return 1;
    11
           /* Find the feedback inverter FETs. */
    12
           if (has single feedback) {
    13
             for chan fets(elem, node) {
    14
              gate = EGate(elem);
              inv_gate = NStatInvOf(gate);
    15
              if (NSame(node, inv_gate)) {
    16
               if (ETypeIsP(elem)) { m_w[4] = elem->wid ; m_l[4] = elem->len ; }
    17
               if (ETypeIsN(elem)) { m_w[3] = elem->wid; m_1[3] = elem->len; }
    18
    19
    20
             } end_chan_fets
    21
    22
            if (has_tsfeedback) {
             ts_feedback = get_tristate_feedback(node);
    23
24
             for chan fets(elem, node) {
    25
              gate = EGate(elem);
26
              inv gate = NStatInvOf(gate);
              if (NSame(node, inv_gate) && NSame(ts_feedback, gate) && ETypeIsP(elem)) {
    27
M
               m_w[4] = elem->wid ; m_l[4] = elem->len ;
    28
    29
    30
              if (ETypeIsN(elem)) {
I
    31
           /* Type I tristate inverter. */
           if (NSame(node, inv_gate) && NSame(ts_feedback, gate)) { m_w[3] = elem->wid; m_1[3] = elem->len; }
    32
    33
           /* Type II tristate inverter. */
     34
           else {
    35
            other_side = EOtherChan(elem, node);
            nested_for_chan_elems(nelem, other_side) {
     36
     37
             if (ETypeIsN(nelem)) {
     38
                   ngate = EGate(nelem);
     39
                   inv ngate = NStatInvOf(ngate);
              if (NSame(node, inv_ngate) && NSame(ts_feedback, ngate)) { m_w[3] = nelem->wid; m_1[3] = nelem->len; }
     40
     41
     42
            } nested_end_chan_elems
     43
     44
     45
             } end_chan_fets
     46
     47
            if (has_inv_feedback) {
     48
             for_chan_fets(elem, node) {
     49
               gate = EGate(elem);
     50
              inv gate = NStatInvOf(gate);
              if (NSame(node, inv_gate) && NSame(inv_node, gate)) {
     51
                if (ETypeIsP(elem)) { m_w[4] = elem->wid ; m_l[4] = elem->len ; }
     52
                if (ETypeIsN(elem)) { m_w[3] = elem->wid; m_l[3] = elem->len; }
     53
     54
              }
     55
             } end_chan_fets
     56
             /* Some latches have missing Feedback FETs */
     57
             if (m_w[3] == 0 \&\& m_w[4] == 0) return 1;
     58
```

```
if (m_w[3] == 0) \ \{ \ m_w[3] = MinGateZ\_ReqERC \ ; \ m_u[3] = ABSENT\_FEEDBACK\_FET_L\_MULT \ * Compared to the compared to th
            2
                       DeviceL RegERC: }
                         if (m_w[4] == 0) \ \{ \ m_w[4] = MinGateZ\_ReqERC \ ; \ m_L[4] = ABSENT\_FEEDBACK\_FET\_L\_MULT \ * \ Mathematical Feedback \ ABSENT\_FEEDBACK\_FET\_L_MULT \ * \ Mathematical Feedback \ ABSENT\_FET\_L_MULT \ * \ Mathematical Fee
                       DeviceL ReqERC; }
             5
                         return 0;
            6
                       /* For a given tree, write into the deck the element names. This is a recursive routine. */
            7
                       void add_fet_tree_comments_to_deck(DECK, dlnode_ptr)
            9
                        FILE* DECK; dlnodeptr dlnode_ptr;
          10
          11
                          char message[MAXSTRING];
          12
                          elem pr this elem, parallel elem;
          13
                          /* Go across */
                          if (dlnode_ptr->next) { add_fet_tree_comments_to_deck(DECK, dlnode_ptr->next); }.
          14
          15
                          /* Go down if FETs exist there */
                          if (dlnode_ptr->down) { add_fet_tree_comments_to_deck(DECK, dlnode_ptr->down); }
          16
          17
                          this_elem = dlnode_ptr->elem;
                           sprintf(message, "%s gate: %s source: %s drain: %s width: %.4f",
          18
                             this elem->name, this_elem->gate->name, this_elem->source->name, this_elem->drain->name,
          19
          20
                        this elem->wid);
                           add_comment_to_deck(DECK, message);
          21
                           /* A channel parallel element will not show up in the tree, but will be used in effective_w_calc_from_tree */
          22
I
                           parallel_elem = this_elem->chan_parallel;
          23
if (parallel_elem && !ESame(parallel_elem, this_elem)) {
          24
IJ
                              sprintf(message, "%s gate: %s source: %s drain: %s width: %.4f",
          25
                                parallel_elem->name, parallel_elem->gate->name, parallel_elem->source->name, parallel_elem->drain->name,
          26
لنا
          27
                         parallel elem->wid);
IT
          28
                              add comment to deck(DECK, message);
          29
                           }
30
                         }
                        /* Annotate the deck with the FETs used to in build_generic_tree. Also record in the deck all the pass fets
H
          31
-3
                         included in the pullup and pulldown models. */
          32
                         void add_checklatch_comments_to_deck(MYDECK, pulldown_ppass_fets, pulldown_npass_fets,
IJ
          33
          34
                         pullup ppass fets,
                         pullup_npass_fets, ndriver_node, pdriver_node)
35
                         elem pr pulldown_npass_fets[NUM_PASSCKT_FETS], pulldown_ppass_fets[NUM_PASSCKT_FETS];
           36
                         elem_pr pullup_npass_fets[NUM_PASSCKT_FETS], pullup_ppass_fets[NUM_PASSCKT_FETS];
           37
                         node_pr pdriver_node, ndriver_node ; FILE* MYDECK ;
           38
            39
           40
                             elem pr elem, this_elem;
                             dlnodeptr nfet tree_ptr,pfet_tree_ptr;
            41
                             double nfet_max_l_over_w,nfet_min_l_over_w,nfet_in_parallel;
            42
                             double pfet_max_l_over_w,pfet_min_l_over_w,pfet_in_parallel;
            43
            44
                             int node type flag, i;
            45
                             char message[MAXSTRING];
                             add_comment_to_deck(MYDECK, " Pullup path passfets info: ");
            46
                             if (pullup_npass_fets[1] && pullup_ppass_fets[1])
            47
                               add_comment_to_deck(MYDECK, " Latch pullup passfet structure: COMPLIMENTARY ");
            48
            49
                             else if (pullup npass_fets[1])
                                add comment to deck(MYDECK, "Latch pullup passfet structure: NFET");
            50
            51
                             else if (pullup ppass fets[1])
                                add_comment_to_deck(MYDECK, " Latch pullup passfet structure: PFET ");
            52
            53
                             else
                                add_comment_to_deck(MYDECK, " Latch pullup passfet structure: NONE ");
            54
                             for (i = 1; i < NUM_PASSCKT_FETS; i++) {
            55
                                if (pullup_npass_fets[i]) {
             56
                                   this_elem = pullup_npass_fets[i];
             57
                                   sprintf(message, "%s gate: %s source: %s drain: %s width: %.4f",
             58
```

```
this_elem->name, this_elem->gate->name, this_elem->source->name, this_elem->drain->name,
     2
          this elem->wid);
     3
              add_comment_to_deck(MYDECK, message);
     4
     5
            if (pullup_ppass_fets[i]) {
     6
             this elem = pullup ppass_fets[i];
     7
              sprintf(message, "%s gate: %s source: %s drain: %s width: %.4f",
               this_elem->name, this_elem->gate->name, this_elem->source->name, this_elem->drain->name,
     8
     9
          this elem->wid);
    10
              add comment_to_deck(MYDECK, message);
    11
    12
           }
           add_comment_to_deck(MYDECK, " Pulldown path passfets info: ");
    13
    14
           if (pulldown_npass_fets[1] && pulldown_ppass_fets[1])
            add_comment_to_deck(MYDECK, " Latch pulldown passfet structure: COMPLIMENTARY ");
    15
    16
           else if (pulldown npass fets[1])
            add comment to deck(MYDECK, "Latch pulldown passfet structure: NFET");
    17
    18
           else if (pulldown_ppass_fets[1])
    19
            add comment to deck(MYDECK, "Latch pulldown passfet structure: PFET");
    20
           else
    21
            add comment to deck(MYDECK, "Latch pulldown passfet structure: NONE");
    22
            for (i = 1; i < NUM_PASSCKT_FETS; i++) {
Į
    23
            if (pulldown_npass_fets[i]) {
    24
              this elem = pulldown_npass_fets[i];
I
              sprintf(message, "%s gate: %s source: %s drain: %s width: %.4f", this_elem->name, this_elem->gate->name,
    25
this elem->source->name, this_elem->drain->name, this_elem->wid);
    26
    27
              add comment_to_deck(MYDECK, message);
I
    28
    29
             if (pulldown ppass_fets[i]) {
30
              this elem = pulldown_ppass_fets[i];
              sprintf(message, "%s gate: %s source: %s drain: %s width: %.4f", this_elem->name, this_elem->gate->name,
IT
    31
-
    32
          this elem->source->name, this_elem->drain->name, this_elem->wid);
Ħ
    33
              add_comment_to_deck(MYDECK, message);
    34
            }
    35
            }
            /* Include as comments all the FETs that make up the generic trees. */
    36
            nfet_tree_ptr = build_generic_tree(ndriver_node,NTYPE,0,&node_type_flag);
    37
            pfet tree ptr = build generic_tree(pdriver_node,PTYPE,0,&node_type_flag);
     38
    39
            if (nfet tree ptr) {
    40
             add_comment_to_deck(MYDECK, "NFET driver values:");
    41
             add_fet_tree_comments_to_deck(MYDECK,nfet_tree_ptr);
    42
             free_fet_tree(nfet_tree_ptr,nfet_tree_ptr);
    43
            else { add_comment_to_deck(MYDECK, "Using Ported NFET driver value"); }
    44
    45
            if (pfet tree ptr) {
             add comment to deck(MYDECK, "PFET driver values:");
    46
             add_fet_tree_comments_to_deck(MYDECK,pfet_tree_ptr);
    47
    48
             free fet_tree(pfet_tree_ptr,pfet_tree_ptr);
     49
            else { add comment to_deck(MYDECK, "Using Ported PFET driver value"); }
     50
     51
           /* Given two nodes, find one P and one N pass fet between these two nodes if there are any. If there are more
     52
     53
           than one pair of N and P, then this routine returns the first two that it finds. */
           void find_passfets_between_nodes(node, other_node, n_elem, p_elem)
     54
     55
           node pr node, other node; elem_pr *n_elem, *p_elem;
     56
     57
            elem_pr elem;
     58
            node_pr other_node2;
```

```
1
           *n elem = *p_elem = NULL;
     2
           for_chan_elems(elem, other_node) {
     3
            if (EIsPassFet(elem)) {
     4
             other node2 = EOtherChan(elem,other_node);
     5
             if (NSame(other_node2,node)) {
     6
7
              if (ETypeIsN(elem)) *n_elem = elem;
          if (ETypeIsP(elem)) *p_elem = elem ;
     8
             }
     9
    10
           end chan_elems }
    11
          /* Given a latch node, find the node that in turn provide the worst case pullup toVDD or the worst case
    12
          pulldown to GND. Assume that this node is a pass fet output. This routine calls itself until it is on a node which
    13
          is a passfet input and not a passfet output. It keeps track of the current worst case driver and updates a higher
    14
          level record of the worst case driver's characteristics as it goes along. Search only in the direction of signal flow.
    15
    16
          */
          void find_checklatch_driver_r(node, wc_node, type, wc_width, wc_loverw, ppass_fets, npass_fets, level,
    17
          wc_ppass_fets, wc_npass_fets, wc_levels)
    18
          node_pr node; node_pr* wc_node; int type, level; int *wc_levels;
    19
          elem_pr *ppass_fets, *npass_fets ; elem_pr *wc_ppass_fets, *wc_npass_fets ; double *wc_width,
    20
    21
          *wc_loverw;
:0
    22
          {
Į
           elem_pr elem; node_pr other_node; dlnodeptr fet_tree_ptr,pfet_tree_ptr;
    23
24
           double fet max l_over_w,fet_min_l_over_w,fet_in_parallel;
П
            int is _npass, is _ppass, i, node_type_flag, nfet_vt_drop, pfet_vt_drop;
    25
           double node_width, total_loverw, stage_loverw, nscale, pscale; elem_pr n_elem, p_elem; double nfet_loverw,
26
أيترا
    27
           pfet loverw;
I
    28
            for chan fets(elem, node) {
    29
             other node = EOtherChan(elem,node);
             if (NIsPassGateIn(other_node) && !NIsMarked(other_node) && NSame(other_node, EInputChan(elem))) {
30
7
    31
              push_node_set_mark(other_node);
              /* The calculation of cumulative l_over_w depends on the type of pass fet. */
=
    32
              find passfets between nodes(node, other_node, &n_elem, &p_elem);
    33
П
              if (level < NUM_PASSCKT_FETS - 1) {
    34
    35
               if (n elem) npass fets[level + 1] = n_elem;
if (p_elem) ppass_fets[level + 1] = p_elem;
    36
    37
              find_checklatch_driver_r(other_node, wc_node, type, wc_width, wc_loverw, ppass_fets, npass_fets,
     38
           level+1, wc_ppass_fets, wc_npass_fets, wc_levels);
     39
     40
     41
            } end_chan_fets
     42
            if (NIsPassGateOut(node)) return;
            fet_tree_ptr = build_generic_tree(node,type,0,&node_type_flag);
     43
     44
            if (fet tree_ptr) {
             combine shared_diffusions(fet_tree_ptr,fet_tree_ptr);
     45
             effective\_w\_calc\_from\_tree(fet\_tree\_ptr, \&fet\_max\_l\_over\_w, \&fet\_min\_l\_over\_w, \&fet\_in\_parallel);
     46
             node_width = DeviceL_ReqERC / fet_max_1_over_w ;
     47
     48
             free fet tree(fet tree_ptr,fet_tree_ptr);
     49
            else node _width = (type == NTYPE) ? CheckLatchDefaultNWidth_ReqERC :
     50
           CheckLatchDefaultPWidth_ReqERC;
     51
     52
            /* The total L/W for this path depends on a weighted sum of the L/W for the pass FETs along the path. It also
     53
           depends on whether this is a pullup or pulldown path. */
     54
            pfet_vt_drop = nfet_vt_drop = FALSE;
     55
            if (type == PTYPE) total_loverw = (DeviceL_ReqERC/node_width) * PMobility_ReqERC *
     56
     57
           CheckLatchPFETPassingVDD_ReqERC;
            else total loverw = (DeviceL_ReqERC/node_width) * CheckLatchNFETPassingGND_ReqERC;
     58
```

```
for (i = NUM_PASSCKT_FETS - 1; i > 0; i--) {
      2
              is npass = (npass fets[i] != NULL) ? TRUE : FALSE ;
      3
              is_ppass = (ppass_fets[i] != NULL) ? TRUE : FALSE ;
      4
              if (!is ppass && !is npass) continue;
      5
              if (is ppass) { pfet loverw = PMobility_ReqERC * ((ppass_fets[i])->len / (ppass_fets[i])->wid); }
      6
              if (is_npass) { nfet_loverw = (npass_fets[i])->len / (npass_fets[i])->wid ; }
      7
              /* The L/W for this passfet stage depends on whether this is a pullup
      8
                     or pulldown path and on whether there has been a Vt drop along this path. */
      9
              if (type == NTYPE) {
     10
           /* pulldown path */
           pscale = pfet_vt_drop ? CheckLatchPFETPassingGND_Vt_ReqERC : CheckLatchPFETPassingGND_ReqERC ;
     11
           nscale = nfet\_vt\_drop ? CheckLatchNFETPassingGND\_Vt\_ReqERC : CheckLatchNFETPassingGND\_ReqERC ; \\
     12
     13
     14
              else {
     15
           /* pullup path */
           pscale = pfet_vt_drop ? CheckLatchPFETPassingVDD_Vt_ReqERC : CheckLatchPFETPassingVDD_ReqERC ;
     16
           nscale = nfet vt drop? CheckLatchNFETPassingVDD_Vt_ReqERC: CheckLatchNFETPassingVDD_ReqERC;
     17
     18
     19
              pfet loverw *= pscale;
     20
              nfet loverw *= nscale;
     21
              if (is_npass && is_ppass) { stage_loverw = (nfet_loverw * pfet_loverw) / (nfet_loverw + pfet_loverw); }
     22
    23
              else if (is_npass && !is_ppass) { stage_loverw = nfet_loverw; }
     24
              else { stage loverw = pfet loverw; }
IJ
     25
              total loverw += stage_loverw;
26
27
              /* For the next set of pass fets, remember if there has been a Vt drop. */
m
    28
              if ( is ppass && !is npass) pfet_vt_drop |= TRUE;
!!
     29
              if (!is ppass && is npass) nfet_vt_drop |= TRUE;
    30
I
     31
            /* If this current node is worse than the current worst offender, record the information. */
====
     32
            if (total loverw > *wc_loverw) {
I
    33
             *wc width = node_width;
     34
             *wc node = node;
     35
             *wc loverw = total loverw;
     36
             for (i = 0; i < NUM_PASSCKT_FETS; i++) {
     37
              wc_npass_fets[i] = npass_fets[i];
     38
              wc_ppass_fets[i] = ppass_fets[i];
     39
     40
             *wc_levels = level;
     41
     42
            /* Remove passfet information that was recorded for this level. */
     43
            if (level < NUM PASSCKT FETS) {
     44
             npass_fets[level] = ppass_fets[level] = NULL;
     45
     46
           /* Given a node that is the input to a latch, traverse over any other pass FETs and determine the weakest
     47
           equivalent width FET that either pulls up or down the latch input. What is considered "weakest" has changed
     48
     49
           over time to try to match what checklatch classic calls the "weakest" path. This routine also keeps track of all the
           passfets that are encountered on the way to the worst case driver. It also keeps track of the number of passfet
     50
     51
           levels that were found in getting to the worst case driver.*/
           void find_checklatch_driver(node, wc_node, type, wc_width, wc_ppass_fets, wc_npass_fets, wc_levels)
     52
     53
           node_pr node, *wc_node; int type, *wc_levels; double* wc_width; elem_pr *wc_ppass_fets,
     54
           *wc npass fets;
     55
     56
            elem pr npass fets[NUM_PASSCKT_FETS], ppass_fets[NUM_PASSCKT_FETS];
     57
            double wc loverw = 0.0; int i;
            for (i = 0; i < NUM_PASSCKT_FETS; i++) { npass_fets[i] = ppass_fets[i] = NULL; }
     58
```

```
push node set mark(node);
          2
                    find_checklatch_driver_r(node, wc_node, type, wc_width, &wc_loverw, ppass_fets, npass_fets, 0,
          3
                  wc_ppass_fets, wc_npass_fets, wc_levels);
          4
                    clear node marks();
          5
                  }
                  /* Return TRUE if this node can be determined to be the feedback node of a latch structure. */
          6
          7
                  int NIsFeedBack(node)
          8
                  node_pr node;
          9
        10
                    elem pr elem; int n feedback = FALSE, p_feedback = FALSE;
        11
                    if (!NIsLatch(node)) return FALSE;
        12
                    for gate elems(elem, node) {
        13
                      if(EIsFeedback(elem))
        14
                        if (ETypeIsN(elem)) n feedback = TRUE;
        15
                        if (ETypeIsP(elem)) p_feedback = TRUE;
        16
                    } end gate elems
       17
                    if (n_feedback && p_feedback) return TRUE;
        18
                    else return FALSE;
        19
                  }
                  /* Write one deck with 3 circuits in it for each latch node. This is the top level routine for creating the checklatch
        20
        21
        22
                  check latch node(node)
       23
                  node pr node;
I
        24
                   {
        25
                    FILE *MYDECK; elem pr pullup npass fets[NUM_PASSCKT_FETS],
26
                   pullup ppass fets[NUM PASSCKT FETS];
لنا
                    elem_pr pulldown_npass_fets[NUM_PASSCKT_FETS], pulldown_ppass_fets[NUM_PASSCKT_FETS];
        27
I
       28
                    elem_pr elem; node_pr pdriver_node = NULL, ndriver_node = NULL;
                     double m_w[NUM_CKLATCH_FETS], m_l[NUM_CKLATCH_FETS]; int i, lmodel[NUM_CKLATCH_FETS];
        29
30
                     int pullup levels = 0, pulldown levels = 0; char message[MAXSTRING];
Ħ
        31
---
        32
                    /* Skip this node if it's the output of the forward inverter. */
IJ
        33
                    if (NIsFeedBack(node)) return;
        34
                    for (i = 0; i < NUM\_CKLATCH\_FETS; i++) \{ m_w[i] = 0.0; m_l[i] = DeviceL\_ReqERC; \}
       35
        36
                    for (i = 0; i < NUM PASSCKT_FETS; i++) { pullup_npass_fets[i] = pullup_ppass_fets[i] =
                   pulldown_npass_fets[i] = pulldown_ppass_fets[i] = NULL; }
        37
        38
        39
                     /* determine the fet widths and lengths for this node */
        40
                    if (find checklatch latchfets(node, &m_w[0], &m_l[0])) return;
        41
                     find_checklatch_driver(node, &pdriver_node, PTYPE, &m_w[6], pullup_ppass_fets, pullup_npass_fets,
        42
        43
                   &pullup_levels);
                    find checklatch_driver(node, &ndriver_node, NTYPE, &m_w[5], pulldown_ppass_fets, pulldown_npass_fets,
        44
        45
                   &pulldown levels);
        46
                    if (!pdriver_node | !ndriver_node) return;
        47
                    /* The NFETS have odd transistor numbers, the PFETs have even numbers. */
        48
                    for \ (i=1; i < NUM\_CKLATCH\_FETS; i+=2) \ lmodel[i] = m\_l[i] > CheckLatchLongNLength\_ReqERC? \ TRUE: \\ length\_ReqERC = lengt
        49
        50
                   FALSE:
                     for (i = 2; i < NUM CKLATCH FETS; i+=2) lmodel[i] = m_l[i] > CheckLatchLongPLength_ReqERC? TRUE:
        51
        52
                   FALSE;
        53
        54
                     MYDECK = start deck(CHECKLATCH SIM, node);
                     declare passfet ckt(MYDECK, "pulldown_passfet_ckt", pulldown_ppass_fets, pulldown_npass_fets);
        55
                     declare_passfet_ckt(MYDECK, "pullup_passfet_ckt", pullup_ppass_fets, pullup_npass_fets);
        56
        57
                     declare vth ckt(MYDECK, Imodel);
        58
                     declare set0 ckt(MYDECK, lmodel);
```

```
declare_set1_ckt(MYDECK, Imodel);
                                          add\_checklatch\_comments\_to\_deck(MYDECK, pulldown\_ppass\_fets, pulldown\_npass\_fets, pulldown\_
        2
         3
                                     pullup ppass fets,
         4
                                                   pullup_npass_fets, ndriver_node, pdriver_node);
         5
       6
                                          /* Place a message about the total number of levels */
        7
                                           if ((pullup\_levels >= NUM\_PASSCKT\_FETS) \parallel (pulldown\_levels >= NUM\_PASSCKT\_FETS)) \mid \{(pullup\_levels >= NUM\_PASSCKT\_FETS)\} \mid \{
                                                 sprintf(message,"Model Error: Total pullup passfets %d Total pulldown passfets %d Model limit %d",
        8
        9
                                                         pullup_levels, pulldown_levels, NUM_PASSCKT_FETS -1);
  10
                                                  add_comment_to_deck(MYDECK, message);
  11
 12
                                            add_ckt_header_to_deck(MYDECK, "ckt1", CHECKLATCH_QUERY);
 13
                                            fprintf(MYDECK,"V1 100 0 dc=%.4e \n", CheckLatchSupplyVoltage_ReqERC);
 14
 15
                                            add vth ckt to deck(MYDECK, m_w, m_l);
  16
                                            add set0_ckt_to_deck(MYDECK, m_w, m_l);
  17
                                            add set1 ckt_to_deck(MYDECK, m_w, m_l);
  18
                                            end deck(MYDECK);
  19
                                     }
20
```